



Fig. 2 (Polar Plot)

Fig. 3

DECEMBER 10, 1960







FIG. 4

1414

6-Constrained delay slot cancelling logic

[illegible]

F.B.I.




FIG. 7

